

## Appendix B 70-Series Family Op Code Listing

HEX	MNEMONIC	HEX	MNEMONIC	HEX	MNEMONIC	HEX	MNEMONIC
00	NOP	20	JSR	80	LD EA, PC	A0	LD T, PC
01	XCH A, E	21	—	81	LD EA, SP	A1	LD T, SP
02	—	22	PLI P2, = ADDR	82	LD EA, P2	A2	LD T, P2
03	—	23	PLI P3, = ADDR	83	LD EA, P3	A3	LD T, P3
04	—	24	JMP	84	LD EA, = DATA 2	A4	LD T, = DATA 2
05	—	25	LD SP, = ADDR	85	LD EA, DIR ADDR	A5	LD T, DIR ADDR
06	LD A, S	26	LD P2, = ADDR	86	LD EA, @P2	A6	LD T, @P2
07	LD S, A	27	LD P3, = ADDR	87	LD EA, @P3	A7	LD T, @P3
08	PUSH EA	28	—	88	ST EA, PC	A8	—
09	LD T, EA	29	—	89	ST EA, SP	A9	—
0A	PUSH A	2A	—	8A	ST EA, P2	AA	—
0B	LD EA, T	2B	—	8B	ST EA, P3	AB	—
0C	SR EA, T	2C	MPY EA, T	8C	—	AC	—
0D	DIV EA, T	2D	RND	8D	ST EA, DIR ADDR	AD	—
0E	SL A	2E	SSM P2	8E	ST EA, @P2	AE	—
0F	SL EA	2F	SSM P3	8F	ST EA, @P3	AF	—
10	CALL 0	30	LD EA, PC	90	ILD A, PC	B0	ADD EA, PC
11	CALL 1	31	LD EA, SP	91	ILD A, SP	B1	ADD EA, SP
12	CALL 2	32	LD EA, P2	92	ILD A, P2	B2	ADD EA, P2
13	CALL 3	33	LD EA, P3	93	ILD A, P3	B3	ADD EA, P3
14	CALL 4	34	—	94	—	B4	ADD EA, = DATA 2
15	CALL 5	35	—	95	ILD A, DIR ADDR	B5	ADD EA, DIR
16	CALL 6	36	—	96	ILD A, @P2	B6	ADD EA, @P2
17	CALL 7	37	—	97	ILD A, @P3	B7	ADD EA, @P3
18	CALL 8	38	POP A	98	DLD A, PC	B8	SUB EA, PC
19	CALL 9	39	AND S, = DATA 1	99	DLD A, SP	B9	SUB EA, SP
1A	CALL 10	3A	POP EA	9A	DLD A, P2	BA	SUB EA, P2
1B	CALL 11	3B	OR S, = DATA 1	9B	DLD A, P3	BB	SUB EA, P3
1C	CALL 12	3C	SR A	9C	—	BC	SUB EA, = DATA 2
1D	CALL 13	3D	SRL A	9D	DLD A, DIR ADDR	BD	SUB EA, DIR ADDR
1E	CALL 14	3E	RR A	9E	DLD A, @P2	BE	SUB EA, @P2
1F	CALL 15	3F	RRL A	9F	DLD A, @P3	BF	SUB EA, @P3
40	LD A, E	60	XOR A, E	C0	LD A, = DISPL PC	E0	XOR A, PC
41	—	61	—	C1	LD A, = DISPL SP	E1	XOR A, SP
42	—	62	—	C2	LD A, = DISPL P2	E2	XOR A, P2
43	—	63	—	C3	LD A, = DISPL P3	E3	XOR A, P3
44	LD PC, EA	64	BP	C4	LD A, = DATA 1	E4	XOR A, = DATA 1
45	LD SP, EA	65	—	C5	LD A, DIR ADDR	E5	XOR A, DIR ADDR
46	LD P2, EA	66	BP P2	C6	LD A, @P2	E6	XOR A, @P2
47	LD P3, EA	67	BP P3	C7	LD A, @P3	E7	XOR A, @P3
48	LD E, A	68	—	C8	ST A, PC	E8	—
49	—	69	—	C9	ST A, SP	E9	—
4A	—	6A	—	CA	ST A, P2	EA	—
4B	—	6B	—	CB	ST A, P3	EB	—
4C	XCH EA, PC	6C	BZ	CC	—	EC	—
4D	XCH EA, SP	6D	—	CD	ST A, DIR ADDR	ED	—
4E	XCH EA, P2	6E	BZ P2	CE	ST A, @P2	EE	—
4F	XCH EA, P3	6F	BZ P3	CF	ST A, @P3	EF	—
50	AND A, E	70	ADD A, E	D0	AND A, PC	F0	ADD A, PC
51	—	71	—	D1	AND A, SP	F1	ADD A, SP
52	—	72	—	D2	AND A, P2	F2	ADD A, P2
53	—	73	—	D3	AND A, P3	F3	ADD A, P3
54	PUSH PC	74	BRA	D4	AND A, = DATA 1	F4	AND A, = DATA 1
55	—	75	—	D5	AND A, DIR ADDR	F5	ADD A, DIR ADDR
56	PUSH P2	76	BRA P2	D6	AND A, @P2	F6	ADD A, @P2
57	PUSH P3	77	BRA P3	D7	AND A, @P3	F7	ADD A, @P3
58	OR A, E	78	SUB A, E	D8	OR A, PC	F8	SUB A, PC
59	—	79	—	D9	OR A, SP	F9	SUB A, SP
5A	—	7A	—	DA	OR A, P2	FA	SUB A, P2
5B	—	7B	—	DB	OR A, P3	FB	SUB A, P3
5C	RET	7C	BNZ	DC	OR D, = DATA 1	FC	SUB A, = DATA 1
5D	—	7D	—	DD	OR A, DIR ADDR	FD	SUB A, DIR ADDR
5E	POP P2	7E	BNZ P2	DE	OR A, @P2	FE	SUB A, @P2
5F	POP P3	7F	BNZ P3	DF	OR A, @P3	FF	SUB A, @P3

- NOTES:**
1. ADDR = 2 bytes of address
  2. DATA 1 = 1 byte of data
  3. DATA 2 = 2 bytes of data
  4. DISPL = 1 byte (-128<sub>D</sub> to +127<sub>D</sub>)
  5. DIR ADDR = 1 byte that represents lower byte of direct address. Upper byte of direct address is fixed at address X'FF



